

Reg.	N	o:													
	SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR														
	(AUTONOMOUS)														
		B.Teo	ch II	Year	' II Se	mest	er Su	pplei	menta	ary E	kamir	natior	ns July-2021		
	COMPUTER ORGANIZATION AND ARCHITECTURE														
Time	(Electronics and Communication Engineering)														
Time:	3 n	ours											Max. Marks: 60		
	(Answer all Five Units $5 \times 12 = 60$ Marks) UNIT-I														
1	a	Explain the basic components of Generic Computing system regardless of its													
	h	Write about hierarchy of buses, bus signals and its functionalities.													
	U	OR													
2	a	Demonstrate how the Compatibility between CPU & Bidirectional IO components 6													
		are devised using its interfacing modules.													
	b	List out the features of different levels in computer programming languages?													
								UN	IT-II					-	
3	a Write about Interrupt and its types?													6M	
	b	Illustrat	te th	e phas	ses of	Interru	ipt Cy	cle wi	th a n	eat flo	wchai	t.		6M	
4	a	Design	hard	lware	for sig	oned r	nagnit	ude ac	R Idition	and s	ubtra	etion?		6M	
	b Explain the process for signed magnitude addition and subtraction with flow ch													6M	
		UNIT-III													
5	a Design Bus system for Four-bit register using 4x1 Mux													6M	
	b Implement Bus line for an 8-bit register using three state-buffers.													6M	
		OR													
6	a	Why R	TLi	s pref	erred f	for des	scribin	ig inte	rnal o	rganiz	ation	of digi	ital computers.	4M	
	b	b Illustrate the register transfer mechanism for P: R2 R1 with necessary diagrams.													
7															
/	a	a what is virtual memory? Explain the relation between address space and mem											space and memory r mapping?	8IVI	
	b	b What is Locality of Reference and explain about Cache memory in detail.											in detail.	4M	
		OR													
8	a	a Explain Virtual address Mapping using Pages with necessary examples.												6M	
	b Brief out the hardware organization of Associative memory with diagrams.												diagrams.	6M	
9	a Classify organization of computers using Flynn's criteria.													6M	
	D	write a	.doui	l pipei	ining	and Its	simpo	ortance		gn spe	ed apj	mcati	ons.	OIVI	
10	a	Implem	ient :	a simr	ole pin	eline	unit fo	or float	ting ac	ditior	and s	subtra	ction.	6M	
	b	Consider an adder circuit with delays of four segment as t1=60 ns, t2=70 ns,t3=100											6M		
		ns,t4=8	0 ns	and ir	terfac	e resi	stors h	ave a	delay	of tr=	10 ns.				
		i)	Finc	the c	lock c	ycle f	or pip	eline.	1	11					
		11)	г inc	i out c	IOCK C	ycle f	or nor	i-pipel	ined a	lader.					

*** END ***